I. INTRODUCTION
Multilevel converters provide significant advantages over the typical two-level converter, such as lower harmonic distortion and lower electro-magnetic interference (EMI) and reduced stressed of the semiconductor switching devices. However an increase in the number of levels of the conventional multilevel converters such as the neutral point clamped (NPC), flying capacitor (FC) and the cascaded H-bridge (CHB) multilevel converters [1] increases, the complexity to control the voltage across DC-link capacitors of the NPC converter, the stored energy components of the FC converter and the number of isolated power supplies of the CHB converter. This increase in the complexity together with the additional components required affects the reliability and the efficiency of the converter [2] Another drawback of the NPC converter is the uneven distribution of losses among the semiconductor devices. In order to overcome this disadvantage, a three-level active neutral-pointclamped (ANPC) converter was proposed by adding active switches to the clamping diodes. The switch connected antiparallel to the clamping creates redundancy in the zero-voltage level switching states. These properties make it a particularly attractive topology in applications such as motor drives [3] , advanced static-compensators (STATCOMs) [4] , high-power high-voltage direct-current (HVDC) power transmission [5] , grid connected photovoltaic (PV) systems [6] , etc.
To eliminate the need for individual DC sources for every level, hybrid converter topologies with H-bridge cells have been proposed. These include the five-level topology based on the cascaded interconnection of a two-level inverter with individual H-bridge cells for each phase [7] , [8] . An asymmetrical converter based on the cascaded connection of the three-level NPC converter and H-bridge cell for medium drive applications using model predictive control was also proposed in [2] . A carrier based PWM control was implemented to control the voltage across FCs in cascaded connection of the three-level NPC converter and H-bridge cells [9] , [10] . This converter only requires a single DC source for all the three-phases. The cascaded connection of the three-level NPC converter and Hbridge cell was proposed for current waveform conditioning in [11] .
This paper discusses the operation of a multilevel inverter based on the cascaded interconnection of a three-level ANPC converter and individual H-bridges for each phase with a single DC source for the overall converter, as shown in Fig. 1 , under fundamental harmonic elimination PWM. The voltages of the FCs of the H-bridges are maintained to one quarter of the DC-link voltage resulting in a seven-level output voltage waveform. Higher number of output voltage levels can also be achieved by varying the ratio of DC-link voltage to the voltage across the FC. An increase, however, in the number of the output voltage levels decreases the available redundancies TABLE I  SWITCHING STATES OF THE SEVEN-LEVEL CAM CONVERTER   1  2  3  4  5  6  7  2  9 in the switching states to obtain specific output voltage levels which affect the loss balancing of the semiconductor devices. While regulating the FC voltage at its reference level, the fundamental component of the output voltage of the converter can achieve larger values than the three-level ANPC converter for the same DC-link voltage values, hence providing a voltage boost feature to the topology. The paper is organized as follows. Section II analyzes the operation principles and control strategies of the converter. Section III discusses the harmonic elimination modulation method and Section IV discusses the FC voltage regulation control. Section V presents simulation results and Section VI presents experimental results based on a laboratory prototype converter. The work will be summarized in Section VII.
II. OPERATION PRINCIPLES
The cascaded ANPC based multilevel (CAM) converter is an arrangement of the three-level ANPC converter and the Hbridge cell which are connected in series as shown in Fig. 1 and −3 . These switching states are the combination of the six switching states of the three-level ANPC converter and four switching states of the H-bridge cell. The voltage across the is affected when the output terminal is connected through to one of the DC-link terminals (positive DC rail, neutral point (' '), negative DC-rail). This occurs when the output voltage levels are 3 , , − , and −3 levels. The output voltage levels 3 and −3 are generated by 1 and 24 respectively. Since there are no redundant states for these output levels, the voltage across the FC is determined by the direction of the output current and voltage regulation is not possible. The voltage across the can be regulated at its reference voltage level using the redundant switching states that generate the output voltage levels and − . During the switching states 5 , 8 , 9 , 12 , 13 , 16 , 17 , and 20 the neutral point (' ') is connected to output terminal through which influence the neutral point voltage of the converter. The charging and discharging of the depends on the load and the effect on the FC voltage during the different switching states is summarized in Table II .
III. FUNDAMENTAL FREQUENCY HARMONIC ELIMINATION PWM
A harmonic elimination modulation strategy is considered, assuming a quarter-wave symmetry [12] . The angles are distributed to the three level transitions of the first quarter period. Assuming a generalized formulation ( Fig. 2(a) and (b)), that the number of switchings between the zero and first level, first level and second level, and second level and third level 
where
and the amplitude of the fundamental component is:
In this paper a fundamental frequency switching pattern is considered meaning that three and four angles per quarter period need to be calculated. For three angles per quarter period, elimination of the first two odd and non-triplen harmonics can be achieved while controlling the fundamental component at the required level. Similarly, three harmonics can be eliminated by using four angles per quarter period, in a switching pattern similar to the triplen harmonic injection discussed later.
IV. FLYING CAPACITOR VOLTAGE CONTROL
The regulation of the takes place at output voltage levels + and − and depends upon the polarity of the 
Charging output current. The voltage across the which it is affected by the selection of switching states as mentioned above and regulated through the use of redundant switching states should be maintained at . From Table II , it is observed that the charging and discharging of the depends on the two switching states of the switches of H-bridge cell that connect the capacitor to the output terminal. Assuming the a positive output current, when the switches 7 and 10 are turned on, irrespective of the state of the ANPC converter, charges. When the switches 8 and 9 are turned on, discharges. Based on this observation two patterns of switching functions ( 1 and 2 ) of the three-level ANPC converter and Hbridge cell are evolved which generates same seven-level output voltage, as shown in Fig. 5 and Fig. 7 . These patterns are selected in order to regulate the voltage across at its reference level based on the polarity of the output current, polarity of the output voltage and the voltage across . The block diagram of the FC voltage controller is shown in Fig. 6 . The voltage across is compared in a hysteresis comparator and the band of the hysteresis controller defines the switching frequency of each switch. The reference voltage level of is one-quarter of the DC-link voltage. If the FC voltage is higher than upper band limit the state is 1, which implies that the needs to be discharged. If it is less than lower band limit is -1, which implies needs to be charged. The polarity of the output current determines the status ( ), the comparator generates 1 for positive output current and -1 for negative output current and similarly the polarity of the output voltage determines the status ( ), the comparator generates 1 for positive output voltage and -1 for negative negative for output voltage. Depending upon the FC voltage, the polarity of the output current and the polarity of the output voltage a suitable switching function is chosen from Table III.
V. SIMULATION RESULTS
The seven-level CAM converter under harmonic elimination modulation control is simulated in MATLAB/SIMULINK [13] . The parameters used in the simulations are similar to those used in the laboratory setup and they are shown in Table IV . Three different loading conditions are investigated and their characteristics are also shown in Table IV with two DC sources of 40V each are connected across the DC-link capacitors. The charging and discharging periods of the FC are shown as shaded region in Fig. 5(a) and Fig. 7(a) . The voltage across the FC can therefore be maintained to the required level if the overall amount of charge of the FC is at least equal to the discharge amount of the FC over a fundamental period. Since the only states that can be used for regulation of the voltage of the FC are those of the ±1 p.u. voltage level, the condition can be simplified for the charging and discharging over the half period. This restriction can be rewritten in terms of the load current as shown in eqn. 6 .
where ℎ is the part of the load current charging the FC and ℎ discharging the FC. In the first case, three angles are considered over the quarter- Fig. 5 (b) . As shown in Fig. 3 there exist two set of solutions and as the charging and discharging of FC depends on the switching angles and time periods, the voltage across FC cannot be regulated at its reference level for all available solution sets obtained.
The range of for set 1 is from 1.16 to 2.53 and the voltage across the FC can be regulated up to 1.48. For solution set 2 the range of is from 1.49 to 1.86 and the voltage across FC can be regulated for the whole modulation index range. Since the regulation of the FC voltage also depends on the load power factor, different limits can be reached for different loads. For load case B and case C, the voltage across the FC can be regulated for whole range of the modulation indices in set 2. However for case B and case C loads and for solution Fig. 8 . Fig. 8(a)-(c) shows the output voltage , the three-level ANPC output voltage , and the H-bridge output voltage respectively. It is seen in Fig. 8(d) that the FC voltage is regulated at reference voltage level and within the band limits. Different switching functions are selected to regulate of FC voltage, due to which the is asymmetrical over quarter of the period. In order to distribute the losses among the semiconductor devices the influence of FC voltage control need to be considered. Fig. 8 (e) shows the output current. The harmonic spectrum of the output voltage is shown in Fig. 9 where it is seen that the first two non-triplen harmonics (5th and 7th) are eliminated from the output voltage.
In order to increase the charging period and decrease the discharging period during the top and bottom level ( 1 and 24 ) the number of switching transitions from the second level to the third level are increased to 3 = 2. Such a modification in the output waveform means that higher modulation indices can be achieved also depending on the load power factor.
In the second case, the four switching angles per quarter period are obtained by solving (1)- (2) where one additional harmonics is controlled or by using triplen harmonic voltage injection method [14] , where the number of harmonics eliminated from the output voltage spectrum remains similar to the three-angle case. The triplen harmonic injected to the output waveform is given by:
Here case A and case B loads are considered to investigate for higher modulation indices. Considering third harmonic injection for case A and case B loads, the FC voltage can be regulated up to =2.07 and =2.16 respectively. The simulation results for =2.06 and case B load are shown in Fig. 11 . Fig. 11(a)-(c) shows output voltage , and respectively. The band limits considered are shown in Table  IV . It is seen in Fig. 11(d) that the FC voltage is regulated at reference voltage level but the voltage also drops lower than the lower band limit. In this case, when the FC voltage is less than the lower band limit, the control commands to change the switching function, however that does not change the discharging behavior of the capacitor. It deviates beyond Fig. 12 . Harmonic spectrum of output voltage ( ) the specified band limit and this variation depends upon the magnitude of the output current. This effect can be minimized by increasing the capacitance of FC or increasing number of angles in voltage levels of the output voltage level. Fig. 11(e) shows the output current. The harmonic spectrum of the output voltage is shown in Fig. 12 where it is seen that the first two non-triplen harmonics (5th and 7th) are eliminated from . Considering four angles per quarter period, for case A and case B loads, the FC voltage can be regulated until =2.01 and =2.05 respectively. The simulation results for =1.94 and case B load are shown in Fig. 13 . Fig. 13(a)-(c) shows output voltage , and respectively. The band limits of the hysteresis comparator considered are shown in Table IV . Again the capacitor voltage assumes values less than the lower band voltage because of the inability to control the voltage during the +3 and −3 voltage levels. The harmonic spectrum of the output voltage is shown in Fig. 14 where it is seen that the first three non-triplen harmonics (5th, 7th and 
VI. EXPERIMENTAL RESULTS
A single-phase seven-level CAM converter system was built in the laboratory to validate the presented FC control strategy. The laboratory setup employed two DC supplies to connect across each DC-link capacitors. The control strategy with switching angles considered above was implemented with dead time of 4 s between the complementary switching signals. The closed loop control strategy was implemented on a dSPACE DS1104 board [15] . Fig. 15 shows the results for three angles per quarter period with =1.85 and case A load. The voltages , and are shown in Fig. 15 (a) and (b) respectively. Fig. 15 (c) depicts the output current and Fig. 15(d) shows the FC voltage which is regulated at its reference voltage level. In accordance with the simulation results, the first two non-triplen harmonics in the output voltage are eliminated as shown in Fig. 16 . In order to extend FC voltage regulation to higher modulation indices both the triplen harmonic injection method and the four angles per quarter period ( 3 = 2) are verified for both case A and B loads experimentally. In Fig. 17(a) and (b) , the voltages , and are shown for =2.06 and case B load using the triplen harmonic injection method. Fig.  17(d) shows the FC voltage which is regulated at its reference voltage level. Fig. 17 shows and corresponding spectrum using the triplen harmonic injection method for =2.06 and case B load. In accordance with the simulation results, the first two non-triplen harmonics in the output voltage are eliminated.
In case B load, the magnitude of the output current is high due to which the rate of discharge in FC is more. In Fig. 19 (a) and (b) , the voltages , and are shown for =1.94 and case B load. Fig. 19(d) shows the FC voltage which is regulated at its reference. it is observed that for more inductive loads the FC voltage regulation can be achieved for higher modulation indices. This behavior makes the converter with fundamental frequency harmonic elimination modulation control more suitable for reactive power compensation. The use of the ANPC converter over the NPC one can improves the loss distribution among each phase semiconductor devices. The performance of the presented control strategy using harmonic elimination modulation method has been validated by simulation and experimental results.
